View CXM3512EQ_4127937.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

SP9T GSM/UMTS Dual Mode Antenna Switch
CXM3512EQ
Description
The CXM3512EQ is one of a range of low insertion loss, high linearity, low IMD and high power MMIC antenna switch modules for GSM/UMTS or CDMA dual-mode handsets. The Sony L.F.M.* contains SP9T switch die, CMOS decoder and a dual-LPF on GSM transmit paths for suppression of transmitter harmonics. Excellent insertion loss contributes to the good sensitivity and longer talk time. This switch also provides excellent ESD performance. * L.F.M. = Lead Frame Module (Applications: GSM (4 bands) / UMTS (3 bands, class I-VI) or CDMA (2 bands) dual-mode handset)
Features
Low insertion loss 0.80dB (typ.) on TX1 (915MHz) 0.95dB (typ.) on TX2 (1910MHz) 0.65dB (typ.) on RX (960MHz) 0.65dB (typ.) on TRx (1980MHz) Built-in dual-LPF Att -30dB (typ.) @2fo (Tx1 path) Att -30dB (typ.) @2fo (Tx2 path) TRXs and RXs paths are changeable for band assignment. 4 CMOS compatible control lines Low voltage operation (VDD = 2.5V) Lead-free and RoHS compliant
Package
Small package size: 30-pin LQFN (4.4 x 4.0 x 1.3mm)
Structure
GaAs Junction-gate PHEMT SW, CMOS decoder and dual-LPF Sony PHEMT GaAs process is utilized for low insertion loss.
This IC is ESD sensitive device. Special handling precautions are required. Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.
-1-
E06X09A74
CXM3512EQ
Absolute Maximum Ratings
(Ta = 25C) Bias voltage Control voltage (CTL-A/B/C/D) Operating temperature Storage temperature VDD Vctl Topr Tstg 4 4 -20 to +90 -65 to +150 V V
C C
-2-
CXM3512EQ
Block Diagram
Ant
F1 F11
F2 F12 F3
F10
F7
F8
F9
F4 F14
F5 F15 F16
F6 F17 F18 F19
LPF1
LPF2
F13
Tx1
Tx2
Rx1
Rx2
Rx3
Rx4
TRx1
TRx2
TRx3
Note) Built-in SW control circuit
Pin Configuration
GND
Tx1
13 GND 14 GND 15 NC 16 GND 17 Rx4 18
12
11 10 GND 9 GND 8 NC 7 GND 6 ANT GND Bottom View Pin 1
Top View Rx3 19 Rx2 20 Rx1 21 GND 22 GND 23 24 VDD 25 CTLD 26 CTLC 27 CTLB 28 CTLA 29 GND 30 GND 5 GND 4 TRx3 3 TRx2 2 GND 1 TRx1 NC
Note) Each RX path can be used from 869 to 1990MHz frequency. User can select these RX paths suitably.
Tx2
-3-
CXM3512EQ
Pin Description
Pin No. 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 TRx1 GND TRx2 TRx3 GND ANT GND NC GND GND Tx2 (DCS/PCS) GND Tx1 (GSM850/900M) GND GND Symbol Pin No. 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 NC GND Rx4 Rx3 Rx2 Rx1 GND GND VDD CTLD CTLC CTLB CTLA GND GND Symbol
Truth Table
Active path Tx1 Tx2 Rx1*2 Rx2*2 Rx3*2 Rx4*2 TRx1 TRx2 TRx3
*1 *2
Vctl state A H H L L L L H H --*1 B H L L L H H L H --*1 C L L L H H L H H --*1 D L L L L L L L L H H L L L L L L L L L H L L L L L L L L L H L L L L L L L L L H L L L L L L L L L H L L L L L L L L L H L L L L L L L L L H L L L L L L L L L H L
Switch state F1 F2 F3 F4 F5 F6 F7 F8 F9 F10 F11 F12 F13 F14 F15 F16 F17 F18 F19 L L L L L L L L H L L H H H H L L L L H H H H H H H H H L H H H H H H H H H L H H H H H H H H H L H H H H H H H H H L H H H H H H H H H L H H H H H H H H H L H H H H H H H H H L H H H H H H H H H L
These states are available to set either H or L. Each RX path can be used from 869 to 1990MHz frequency. User can select these RX paths suitably.
-4-
CXM3512EQ
Electrical Characteristics
(VDD = 2.5V, Vctl = 2.5V, Ta = 25C) Item Symbol Path Tx1 - Ant Tx2 - Ant Ant - TRx1 (Tx) Ant - TRx2 (Tx) Ant - TRx3 (Tx) Insertion loss IL Ant - Rx1 Ant - Rx2 Ant - Rx3 Ant - Rx4 Ant - TRx1 (Rx) Ant - TRx2 (Rx) Ant - TRx3 (Rx)
*1 *2 *3 *4 *5
Condition
*1 *2 *3 *3 *3 *4 *4 *4 *4 *5 *5 *5
Min. -- -- -- -- -- -- -- -- -- -- -- --
Typ. 0.80 0.95 0.40/0.65 0.40/0.65 0.40/0.65 0.65/1.10 0.65/1.10 0.65/1.10 0.65/1.10 0.40/0.75 0.40/0.75 0.40/0.75
Max. 0.95 1.20 0.55/0.85 0.55/0.85 0.55/0.85 0.80/1.25 0.80/1.25 0.80/1.25 0.80/1.25 0.55/0.90 0.55/0.90 0.55/0.90
Unit
dB
Frequency = 824 to 849, 890 to 915MHz, Input signal is burst, Pin = +34dBm Frequency = 1710 to 1785, 1850 to 1910MHz, Input signal is burst, Pin = +32dBm Frequency = 810 to 855/1710 to 1980MHz, Input signal is CW, Pin = +29dBm Frequency = 869 to 894, 935 to 960/1805 to 1880, 1930 to 1990MHz, Input signal is CW, Pin = -5dBm Frequency = 855 to 900/1930 to 1990, 2110 to 2170MHz, Input signal is CW, Pin = -5dBm
-5-
CXM3512EQ
(VDD = 2.5V, Vctl = 2.5V, Ta = 25C) Item Symbol TX Path Activated Active path: TX1 - Ant TX1 - RX1 TX1 - RX2 TX1 - RX3 TX1 - RX4 TX1 - TX2 TX1 - TRX1 TX1 - TRX2 TX1 - TRX3 Active path: TX2 - Ant TX2 - RX1 TX2 - RX2 TX2 - RX3 TX2 - RX4 TX2 - TRX1 TX2 - TRX2 Isolation ISO. TX2 - TRX3 Active path: TRX1 - Ant TRX1 - RX1 TRX1 - RX2 TRX1 - RX3 TRX1 - RX4 TRX1 - TX1 TRX1 - TX2 TRX1 - TRX2 TRX1 - TRX3 Active path: TRX2 - Ant TRX2 - RX1 TRX2 - RX2 TRX2 - RX3 TRX2 - RX4 TRX2 - TX1 TRX2 - TX2 TRX2 - TRX1 TRX2 - TRX3 810 to 855MHz 1710 to 1980MHz 30 30 30 30 30 20 20 13 38 39 41 45 37 29 28 18 -- -- -- -- -- -- -- -- 810 to 855MHz 1710 to 1980MHz 30 30 30 30 30 20 15 20 37 37 40 43 37 28 19 28 -- -- -- -- -- -- -- -- 1710 to 1785MHz 1850 to 1910MHz 1710 to 1785MHz 1850 to 1910MHz 1850 to 1880MHz 32 32 32 32 25 25 25 45 45 45 45 33 33 33 -- -- -- -- -- -- -- dB 824 to 915MHz 1760 to 1830MHz 824 to 915MHz 30 30 30 30 20 20 25 25 25 45 50 45 40 30 30 35 30 35 -- -- -- -- -- -- -- -- -- Path Condition Min. Typ. Max. Unit
-6-
CXM3512EQ
Item
Symbol
Path Active path: TRX3 - Ant TRX3 - RX1 TRX3 - RX2 TRX3 - RX3
Condition
Min. 30 30 30 30 25 20 20 15
Typ. 36 37 40 43 36 28 29 21
Max. -- -- -- -- -- -- -- --
Unit
ISO.
TRX3 - RX4 TRX3 - TX1 TRX3 - TX2 TRX3 - TRX1 TRX3 - TRX2
810 to 855MHz 1710 to 1980MHz
dB
RX Path Activated Active path: Ant - RX1 RX1 - TX1 RX1 - TX2 RX1 - TRX1 RX1 - TRX2 RX1 - TRX3 Active path: Ant - RX2 RX2 - TX1 Isolation RX2 - TX2 RX2 - TRX1 RX2 - TRX2 RX2 - TRX3 Active path: Ant - RX3 ISO. RX3 - TX1 RX3 - TX2 RX3 - TRX1 RX3 - TRX2 RX3 - TRX3 824 to 915MHz 1710 to 1910MHz 824 to 849MHz 1710 to 1980MHz 824 to 849MHz 1710 to 1980MHz 824 to 849MHz 1710 to 1980MHz 824 to 915MHz 1710 to 1910MHz 824 to 849MHz 1710 to 1980MHz 824 to 849MHz 1710 to 1980MHz 824 to 849MHz 1710 to 1980MHz 30 20 25 25 25 35 26 31 32 34 -- -- -- -- -- dB 810 to 855MHz 1710 to 1980MHz 824 to 915MHz 1710 to 1910MHz 30 20 25 25 25 36 26 30 32 34 -- -- -- -- -- 810 to 855MHz 1710 to 1980MHz 824 to 915MHz 1710 to 1910MHz 30 20 25 25 25 36 27 30 32 34 -- -- -- -- --
Active path: Ant - RX4 RX4 - TX1 RX4 - TX2 RX4 - TRX1 RX4 - TRX2 RX4 - TRX3 30 20 25 25 25 36 26 31 32 34 -- -- -- -- --
-7-
CXM3512EQ
(VDD = 2.5V, Vctl = 2.5V, Ta = 25C) Item Band IMT PCS IIP2 DCS US cell IMT PCS IIP3 DCS US cell Condition fcw1 = 1950MHz, Pcw1 = +20dBm fcw2 = 190MHz, Pcw2 = -15dBm fcw1 = 1880MHz, Pcw1 = +20dBm fcw2 = 80MHz, Pcw2 = -15dBm fcw1 = 1745MHz, Pcw1 = +20dBm fcw2 = 95MHz, Pcw2 = -15dBm fcw1 = 835MHz, Pcw1 = +20dBm fcw2 = 45MHz, Pcw2 = -15dBm fcw1 = 1950MHz, Pcw1 = +20dBm fcw2 = 1760MHz, Pcw2 = -15dBm fcw1 = 1880MHz, Pcw1 = +20dBm fcw2 = 1800MHz, Pcw2 = -15dBm fcw1 = 1745MHz, Pcw1 = +20dBm fcw2 = 1650MHz, Pcw2 = -15dBm fcw1 = 835MHz, Pcw1 = +20dBm fcw2 = 790MHz, Pcw2 = -15dBm TRX1 Min. +102 +102 +102 +102 +61 +61 +61 +61 Typ. +115 +104 +106 +107 +67 +63 +66 +67 TRX2 Min. +102 +102 +102 +102 +61 +61 +61 +61 Typ. +112 +104 +104 +104 +67 +63 +66 +67 TRX3 Min. +102 +102 +102 +102 +61 +61 +61 +61 Typ. +112 +104 dBm +104 +104 +67 +63 dBm +66 +67 Unit
(VDD = 2.5V, Vctl = 2.5V, Ta = 25C) Item Symbol Path 2nd harmonic 3rd harmonic 2nd harmonic 3rd harmonic 2nd harmonic 3rd harmonic Condition 1648 to 1698MHz 1780 to 1830MHz 2472 to 2547MHz 2670 to 2745MHz 3420 to 3570MHz 3700 to 3820MHz 5130 to 5355MHz 5550 to 5730MHz 1620 to 1710MHz 3420 to 3960MHz 2430 to 2565MHz 5130 to 5940MHz Burst Pin = +34dBm Min. -- -- -- -- -- -- Typ. -47 -42 -47 -39 -60/ -50 -52/ -50 Max. -36 -36 -35 dBm -35 -36 -36 Unit
Tx1 - Ant*1
Harmonic
Tx2 -
Ant*2
Burst Pin = +32dBm
TRx1 - Ant TRx2 - Ant TRx3 - Ant*3
*1 *2 *3
CW, Pin = +29dBm
Frequency = 824 to 849, 890 to 915MHz, Input signal is burst, Pin = +34dBm Frequency = 1710 to 1785, 1850 to 1910MHz, Input signal is burst, Pin = +32dBm Frequency = 810 to 855/1710 to 1980MHz, Input signal is CW, Pin = +29dBm
(VDD = 2.5V, Vctl = 2.5V, Ta = 25C) Item Symbol Path Condition 1648 to 1830MHz 2472 to 2745MHz Tx1 - Ant Attenuation 3296 to 3660MHz 4120 to 4575MHz 4944 to 5490MHz 5768 to 6405MHz Tx2 - Ant 3420 to 3820MHz 5130 to 5730MHz 2fo 3fo 4fo 5fo 6fo 7fo 2fo 3fo Min. 25 25 20 15 15 15 25 25 Typ. 30 30 30 30 25 20 30 30 Max. -- -- -- -- -- -- -- -- dB Unit
-8-
CXM3512EQ
Supply voltage
(Ta = 25C) Item Bias voltage (VDD) Min. 2.5 Typ. 2.65 Max. 3.3 Unit V
Logic value
(Ta = 25C) Item Control voltage (CTL-A/B/C) State High Low Min. 1.5 0 Typ. 2.65 -- Max. 3.3 0.3 Unit V
Current consumption
(Ta = 25C) Item Bias current Control current Condition VDD = 2.65V Vctl (H) = 2.65V/1-wire Min. -- -- Typ. 100 2 Max. 130 5 Unit A
-9-
CXM3512EQ
Recommended Circuit 1 GSM (4 bands)/UMTS (3 bands)
TX1
C6 56pF 13 Tx1 14 GND 15 GND 16 NC 17 GND RX4 RX3 RX2 RX1 C71 C81 C91 C101 18 Rx4 19 Rx3 20 Rx2 21 Rx1 CTLD CTLC CTLB CTLA 22 GND 23 GND VDD GND IC CXM3512EQ 12 GND 11 Tx2
TX2 C5 33pF GND 10 GND 9 NC 8 GND 7 ANT 6 GND 5 TRx3 4 TRx2 3 GND 2 GND TRx1 1 C11 TRX1 C4 56pF C31
C21
ANT L1 56nH TRX3 TRX2
24
25
26
27
28
29
30
C11 C12 C13 C14 C15 100pF 100pF 100pF 100pF 100pF
CTL-D
CTL-C
CTL-B
1 Capacitors are required on all RF ports for DC blocking. Recommended capacitance is as follows. 56pF for 800 to 960MHz signal 33pF for 1700 to 2200MHz signal 2 C11 to C15 are not mandatory. 3 L1 inductor (56nH) is recommended on Ant port for ESD protection.
- 10 -
CTL-A
VDD
CXM3512EQ
Recommended Circuit 2 GSM (3 bands)/UMTS (2 bands)
TX1
C6 56pF 13 Tx1 14 GND 15 GND 16 NC 17 GND RX4 RX3 RX2 C71 C81 C91 C101 18 Rx4 19 Rx3 20 Rx2 21 Rx1 CTLD CTLC CTLB CTLA 22 GND 23 GND VDD GND IC CXM3512EQ 12 GND 11 Tx2
TX2 C5 33pF GND 10 GND 9 NC 8 GND 7 ANT 6 GND 5 TRx3 4 TRx2 3 GND 2 GND TRx1 1 C11 TRX1 C21 C4 56pF C31 L1 56nH TRX2 ANT 25 26 27 28 29 30 CTL-D CTL-C CTL-B
24
C11 C12 C13 C14 C15 100pF 100pF 100pF 100pF 100pF
1 DC blocking capacitors are required on all RF ports. Recommended capacitance is as follows. 56pF for 800 to 960MHz signal 33pF for 1700 to 2200MHz signal 2 C11 to C15 are not mandatory. 3 L1 inductor (56nH) is recommended on Ant port for ESD protection.
- 11 -
CTL-A
VDD
CXM3512EQ
Pad Design
(Unit: mm)
: Land area : Mask open area : Board resist open area
PKG Outline (4.4mm) 0.95 0.85 N.C. Pads
GND Pads
D
PKG Outline (4.0mm) 0.675mm
C A
B
Detail-A
0.3 0.2 R0.05
R0.05
Detail-B
PKG Outline
0.46
0.36
0.6 0.5 0.75 0.85 PKG Outline 0.2
0.2
Detail-D
1.0 0.9 0.6 R0.05
Detail-C
0.4 Sqr. 0.3 Sqr. 0.1 0.21 1.95 2.5 2.4
0.15
0.26
0.4
- 12 -
4.4mm
CXM3512EQ
Package Outline
(Unit: mm)
LEAD PLATING SPECIFICATIONS ITEM LEAD MATERIAL SOLDER COMPOSITION PLATING THICKNESS SPEC. COPPER ALLOY Sn-Bi Bi:1-4wt% 5-18m
- 13 -
Sony Corporation

▲Up To Search▲

Price & Availability of CXM3512EQ

	To Download CXM3512EQ Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .